Performance Analysis of Full Adder Circuit using Double Gate MOSFET
نویسندگان
چکیده
منابع مشابه
Performance Analysis of Dual Gate Mosfet in Parallel Adder
This paper describes a parallel single-rail self-timed adder using dual gate MOSFETs which builds on a recursive formulation for performing multibit binary addition. Thus the addition is equivalent for those bits that do not need any carry chain propagation and the circuit attains logarithmic performance over random operand conditions without any special speedup circuitry or look-ahead schema. ...
متن کاملAnalytical modelling and performance analysis of Double-Gate MOSFET-based circuit including ballistic/quasi-ballistic effects
In this paper we present a compact model of DoubleGate MOSFET architecture including ballistic and quasiballistic transport down to 20 nm channel length. In addition, this original model takes into account short channel effects (SCE/DIBL) by a simple analytical approach. The quasi-ballistic transport description is based on Lundstrom’s backscattering coefficient given by the socalled flux metho...
متن کاملPerformance of Double Gate SOI MOSFET
The physical dimensions of bulk MOSFETs have been aggressively scaled down and these conventional devices will soon be experiencing limited improvements due to the scaling down. In order to continue performance improvements, new device architectures are needed. As the scaling of MOSFET into sub-100nm regime, SOI and DG-MOSFET are expect to replace traditional bulk MOSFET. These novel MOSFET dev...
متن کاملDesigning a Full Adder Circuit Based on Quasi-Floating Gate
Since in designing the full adder circuits, full adders have been generally taken into account, so as in this paper it has been attempted to represent a full adder cell with a significant efficiency of power, speed and leakage current levels. For this objective, a comparison between five full adder circuits has been provided. Applying floating gate technology and refresh circuits in the full ad...
متن کاملCircuit - Performance Implications for Double - Gate MOSFET Scaling below 25 nm
Circuit-performance implications for double-gate MOSFET scaling in the sub-25 nm gate length regime are investigated. The optimal gate-to-source/drain overlap needed to maximize drive current is found to be different than that needed to minimize FO-4 inverter delay due to parasitic capacitances. It is concluded that the effective channel length must be slightly larger than the physical gate len...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Applications
سال: 2015
ISSN: 0975-8887
DOI: 10.5120/ijca2015907053